

Arithmetic Computing via Rate Coding in Neural Circuits with Spike-triggered Adaptive Synapses




Sushrut Thorat, Bipin Rajendran
Indian Institute of Technology - Bombay


Arithmetic operations were previously implemented using neuronal pre-synaptic transfer functions. We implement them by controlling the neural network connectivity -> **Network topology**, and **Synaptic weight adaptation**. Our circuits encode and process information in the spike rates that lie between 40–140 Hz. The synapses in our circuit obey simple, local and spike-time dependent adaptation rules.

Linearisation:

$$\text{Spike Info } (s_{out}) = \text{Spike Rate } (f_{out}) - 14.55$$





Linear Operations:




Non-Linear Operations:

$$s_1^a s_2^b = \exp(a \log s_1 + b \log s_2)$$



Noise Resilience:

Application to Signal Estimation (Echolocation):



Other Operations

- $s_1^a s_2^b = \exp(a \log s_1 + b \log s_2)$
- We can theoretically implement any power law. The SNNs for Exp and Log have to be tuned appropriately.
- Using the linear operations, we can implement polynomial operations on spike trains.

Conclusion:

- The building blocks we have designed in this paper can perform the fundamental operations – addition, subtraction, multiplication and division, as well as other non-linear transformations such as exponentiation and logarithm for time dependent signals in real-time, in presence of noise.
- Though our circuits use the AEIF neuron model, the outlined design methodology can be readily used to design SNN circuits that use other spiking neuron models.
- We have illustrated the power of these circuits to perform complex computations based on the frequency of spike trains in real-time, and thus they can be used in a wide variety of hardware and software implementations for navigation, control and computing.



INNS - International
Neural Network Society



IEEE
Computational
Intelligence
Society